THIS REVIS	SION DES		OF REVISION AS BEEN AUTH	ON (NOR) ORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 92/06/19	Form Approved OMB No. 0704-0188	
Public reporting I sources, gatherin estimate or an C	burden for thing and mainta	s collection is estimated to ining the data needed, an f this collection of informa	average 2 hours pe d completing and rev too, including sugge	r response, including the tin viewing the collection of info stions for reducing this bure	ne for reviewing instructions, s rmation. Send comments reg en, to Department of Defense	searching existing data garding this burden e, Washingtion	2. PROCURING ACTIVITY NO.	
Office of Manage PLEASE DO NO ISSUING CONTR	ervices, Direct ement and Bu T RETURN Y RACTING OF	torate for information Ope dget, Paperwork Reductic 'OUR COMPLETED FOR FICER FOR THE CONTF	rations and Reports, in Project (0704-0188 M TO EITHER OF TI RACT/ PROCURING	1215 Jefferson Davis Highv 8), Washington, DC 20503. HESE ADDRESSED. RETI ACTIVITY NUMBER LISTE	ne for reviewing instructions, s rmation. Send comments reg ten, to Department of Defense vay, Suite 1204, Arlington, VA JRN COMPLETED FORM TO D IN ITEM 2 OF THIS FORM	D THE GOVERNMENT	3. DODAAC	
4. ORIGINAT	OR		,	Street, City, State, Zip tronics Supply Center	Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R190-92	
a. TYPED NA Last)	AME (First,	Middle Initial,	Dayton, Ohio	45444-5270		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-88639	
9. TITLE OF MICROCIR		NT SITAL, FAST, CMOS	, OCTAL TRAN	SPARENT LATCH	10. REVISION LETT	ER	11. ECP NO.	
WITH THR SILICON	EE-STATE	E OUTPUTS, TTL C	OMAPTIBLE, M	ONOLITHIC	a. CURRENT A	b. NEW B	NA	
12. CONFIGU	JRATION	ITEM (OR SYSTEM) TO WHICH EC	CP APPLIES				
13. DESCRIF	PTION OF	REVISION						
	Revision NOR 59	ns Itr column; add is description col 62-R190-92". is date column; a	umn; add "Ch	anges in accordar	nce with			
Sheet 5:		al power supply oggling - 50% du		change condition e	eight bit toggling - 5	0% duty cycle to, o	ne bit	
This page i	<u>has beer</u>	n electronically al	tered and doe	es not match the o	<u>riginal.</u>			
1	CTION FO	R GOVERNMENT L	JSE ONLY					
a. (X one)	Х	(1) Existing docume	ent supplemente	d by the NOR may be	used in manufacture.			
		(2) Revised docum	ent must be rece	ived before manufactu	rer may incorporate this	s change.		
		(3) Custodian of ma	aster document s	hall make above revisi	on and furnish revised	document.		
b. ACTIVITY	AUTHORI	ZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fit	rst, Middle Initial, Last)		
DESC-ECC	;				Tim H. Noh			
d. TITLE for Chief, Cust	om Microel	ectronics		e. SIGNATURE Tim H.Noh			f. DATE SIGNED (YYMMDD) 92/06/19	
15a. ACTIVIT	Y ACCOM	IPLISHING REVISION	ON	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED	
DESC-ECC	DESC-ECC Joseph A Kirby (YYMMDD) 92/06/19							

LTD				•					RE	VISIO	NS									
LIK	LTR DESCRIPTION									DATE (YR-MO-DA)			APPROVED							
Α	Add vendor CAGE U4637 and 69210. Add case of Change test limits for line regulation, load regulation drain, and standby current drain with line tests. Chatest conditions for line regulation and output voltage temperature characterization for ripple rejection test footnotes 1/, 2/, and 5/ in table I.						, stand ange tests.	lby cui Add		89-07-24				M. A. Frye						
		ТНЕ	ORI	GIN.	AL F	FIRST	Г РА	GE (OF T	HIS I	DRAV	WINC	G НА	S BE	EN F	REPL	ACE	D.		
RFV						<u> </u>			<u> </u>	<u> </u>					Ι	Τ		Τ		_
SHEET																				
SHEET																				
SHEET REV SHEET	TUS			RE	V		A	A	A	A	A	A	A	A	A	A	A	A		
REV SHEET REV SHEET A REV STATOF SHEET	TUS				V		A 1	A 2	A 3	A 4	A 5	A 6	A 7	A 8	A 9	A 10	A 11	A 12		
SHEET REV SHEET A REV STATOF SHEET	ΓUS			SH	EET	D BY Kellehe	1				5	6	7 SE EL	8 ECTR	9 ONICS	10 S SUP	11		R	
SHEET REV SHEET A REV STATOF SHEET PMIC N/A STANI		Υ		SH PRE Mai	PARE rcia B	Kellehe	1 er				5	6	7 SE EL	8 ECTR	9 ONICS	10	11	12	R	
SHEET REV SHEET A REV STATOF SHEET PMIC N/A STANI MII DR	DARDI LITAR' AWING NG IS A ISE BY	Y 3 VAILA ALL	BLE	SHI PRE Mai	PARE rcia B	BY Poelkin	1 er			4 MIC TRA	DE ROCI	6 EFENS RCUI'	7 SE EL T, DIG T LAT	ECTR DAYTO	9 ONICS ON, OF	10 S SUPHIO 45	11 PLY C 5444 OS, OC -STAT	12 ENTE	R	Σ,
SHEET REV SHEET A REV STATOF SHEET PMIC N/A STANI MII DR THIS DRAWI FOR L DEPA AND AGE	DARDI LITARY AWING NG IS A ISE BY RTMEN NCIES (Y S VAILA ALL ITS OF THI	E	SHI PRE Man CHE Mor	PARE roia B	Kellehe BY Poelkin D BY Frye	1 er	2	3	4 MIC TRA	DE ROCI ANSPA COM	6 RCUI'	7 SE EL T, DIG T LAT BLE, N	8 ECTR DAYTO	9 ONICS ON, OF	10 S SUPHIO 45 T, CMC	PLY C 5444 OS, OC -STAT CON	12 ENTE	TPUTS	
SHEET REV SHEET A REV STATOF SHEET PMIC N/A STANI MII DR THIS DRAWI FOR L DEPA	DARDI. LITAR' AWING NG IS A ISE BY RTMEN NCIES (NT OF I	Y S VAILA ALL ITS OF THI	E	SHI PRE Mar CHE Mor APP Mic	PARE rcia B CKEDnica L. ROVE	Kellehe BY Poelkin D BY Frye	1 er	2	3	4 MIC TRA TTL	DE ROCI ANSPA COM	6 RCUI' AREN' PATIE	7 SE EL T, DIG T LAT	8 ECTR DAYTO	9 ONICS ON, OF	10 S SUPHIO 45 T, CMC	PLY C 5444 OS, OC -STAT CON	12 ENTE		

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54FCT573	Octal transparent latch with three-state outputs, TTL compatible
02	54FCT573A	Octal transparent latch with three-state outputs,

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Case outline</u>
R	D-8 (20-lead, 1.060" x .310" x .200"), dual-in-line package
S	F-9 (20-lead, .540" x .300" x .100") flat package
2	C-2 (20-terminal, .358" x .358" x .100") square chip carrier package

1.3 Absolute maximum ratings. 1/

Supply voltage (V _{CC}) Input voltage range 2/ Output voltage range 2	-0.5 V dc to +7.0 V dc -0.5 V dc to Vcc +0.5 V dc
Output voltage range 2	-0.5 V dc to V _{CC} +0.5 V dc
DC input diode current (I _{Ik})	-20 mA
DC output diode current (lok)	-50 mA
DC output current	±100 mA
Power dissipation (P _D) <u>3</u> /	500 mW
Thermal resistance (D'_{JC})	See MIL-M-38510, appendix C
Storage temperature	-65° C to +150° C
Junction temperature (T _J)	+175°C
Lead temperature (soldering, 10 seconds)	+300°C

1.4 Recommended operating conditions.

Supply voltage (V _{CC})	+4.5 V dc to +5.5 V dc
Maximum logic low voltage (V _{II})	0.8 V dc
Minimum logic high voltage (Vii)	2.0 V dc
Case operating temperature (1 ₀)	-55°C to +125°C
Minimum setup time, high or low (D _n to LE) (t _s) Minimum hold time, high or low (D _n to LE) (t _h)	2.0 ns
Minimum hold time, high or low (D _n 'to LE) (t _h)	1.5 ns
Minimum LE pulse width, high or low (t_w)	6.0 ns

1/ All voltages referenced to GND. 2/ For $\rm V_{CC} > 6.5~V$ dc, the upper bound is limited to $\rm V_{CC}.$ 3/ Must withstand the added $\rm P_D$ due to short circuit test; e.g., $\rm I_{OS}.$

STANDARDIZED	SIZE A		5962-88639
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-88639
	REVISION LEVEL A	SHEET 3

Test	Symbol	-55°C	onditions ≤ T _C ≤+125°C	Group A subgroups	Device type	Limits		Unit
1000	Cymbol	V _{CC} = unless o	5.0 V dc ±10% therwise specified	oubgroups	1,750	Min	Max	
High level output voltage	V _{ОН}	V _{CC} = 4.5 V	I _{OH} = -300 μA	1, 2, 3	All	4.3		V
		$V_{IL} = 0.8 \text{ V}$ $V_{IH} = 2.0 \text{ V}$	I _{OH} = -12 mA	1, 2, 3	All	2.4		
Low level output voltage	V _{OL}	$V_{CC} = 4.5 \text{ V}$ $V_{II} = 0.8 \text{ V}$	I _{OL} = 300 μA	1, 2, 3	All		0.2	V
		V _{IH} = 2.0 V	I _{OL} = 32 μA	1, 2, 3	All		0.5	
Input clamp voltage	V _{IK}	V _{CC} = 4.5 V, I	N = -18 mA	1, 2, 3	All		-1.2	V
High level input current	I _{IH}	V _{CC} = 5.5 V, V	V _{CC} = 5.5 V, V _{IN} = 5.5 V		All		5.0	μΑ
Low level input current	I _{IL}	V _{CC} = 5.5 V, V	V _{IN} = GND	1, 2, 3	All		-5.0	
Short circuit output current	Ios	V _{CC} = 5.5 V	1/	1, 2, 3	All	-60		mA
Quiescent power supply current (CMOS inputs)	Iccq		$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge 5.3 \text{ V}$ $f_{I} = 0, V_{CC} = 5.5 \text{ V}$		All		1.5	mA
Quiescent power supply current (TTL inputs)	ΔI _{CC}	V _{CC} = 5.5 V,	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$		All		2.0	
Dynamic power supply current	ICCD	$V_{CC} = 5.5 \text{ V},$ $V_{IN} \le 0.2 \text{ V}, \text{ L}$	$V_{IN} \ge 5.3 \text{ V or}$ $-E = V_{CC},$	<u>3</u> /	All		0.4	mA/MHz
		outputs open, 0 togaling - 50%	DE = GND, one bit					

See footnotes at end of table.

STANDARDIZED	SIZE A		5962-88639
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤+125°C	Group A subgroups	Device type	Lim	nits	Unit
	O y S O.	$V_{CC} = 5.5 \text{ V dc} \pm 10\%$ unless otherwise specified	casg.capc	1,500	Min	Max	
Total power supply current <u>4</u> /	I _{CC}	V_{CC} = 5.5 V, f_{CP} = 10 Mhz outputs open, $V_{IN} \ge 5.3$ V or	1, 2, 3	All		5.5	mA
		$V_{\text{IN}} \leq 0.2 \text{ V}, \overline{\text{OE}} = \text{GND},$ $\text{LE} = V_{\text{CC}}, \text{ one bit toggling -}$ 50% duty cycle	1, 2, 3	All		6.0	
Functional tests		See 4.3.1c	7, 8	All			
Input capacitance	C _{IN}	See 4.3.1d	4	All		10	pF
Output capacitance	C _{OUT}	See 4.3.1d	4	All		12	pF
Propagation delay time, D _n to O _n	t _{PLH1} ,	C _L = 50 pF	9,10,11	01	1.0	8.5	ns
$mo, D_n = O_n$	t _{PHL1}	$R_L = 500\Omega$		02	1.0	5.6	
Propagation delay time, LE to O _n	t _{PLH2} ,	See figure 4 <u>5</u> /	9,10,11	01	1.0	15.0	ns
Lillie, LL to O _n	t _{PHL2}			02	1.0	9.8	
Output enable time	t _{PZH} ,		9,10,11	01	1.0	13.5	ns
	t _{PZL}			02	1.0	7.5	
Output disable time	t _{PHZ} ,		9,10,11	01	1.0	10.0	ns
	t _{PLZ}			02	1.0	6.5	

- 1/ Not more than one output should be shorted at one time and the duration of the short circuit condition should not exceed 1 second.
- $\underline{2}$ / In accordance with TTL driven input (V_{IN} = 3.4 V dc); all other outputs at V_{CC} or GND.
- 3/ This parameter is not directly testable, but is derived for use in total power supply calculations.
- $\underline{4}/$ $I_{CC} = I_{CCQ} + (\Delta I_{CC} \times D_H \times N_T) + (I_{CCD} \times f_I \times N_I)$

Where: $D_H = duty cycle for TTL inputs high$

 N_T = number of TTL inputs at D_H .

 f_I = input frequency in Mhz.

 N_I = number of inputs at f_I .

 $\underline{5}/$ Minimum limits shall be guaranteed, if not tested, to the limits of table I.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88639
		REVISION LEVEL A	SHEET 5

Device types 01 and 02		
Case outlines	R, S, and 2	
Terminal number	Terminal symbol	
1	ŌĒ	
2	D ₀	
3	D ₁	
4	D_2	
5	D_3	
6	D_4	
7	D ₅	
8	D ₆	
9	D ₇	
10	GND	
11	LE	
12	07	
13	O ₆	
14	O ₅	
15	O_4	
16	O_3	
17	02	
18	O ₁	
19	O ₀	
20	V _{CC}	

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88639
		REVISION LEVEL A	SHEET 6

Inputs			Output
D _n	LE	ŌĒ	O _n
Н	Н	L	Н
L	Н	L	L
Х	Х	Н	Х

H = High voltage level L = Low voltage level X = Don't care Z = High impedance

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

SIZE 5962-88639 Α **STANDARDIZED** MILITARY DRAWING SHEET **REVISION LEVEL** DEFENSE ELECTRONICS SUPPLY CENTER 7 Α DAYTON, OHIO 45444




Switch position


Test	Switch
t _{PLZ}	Closed
t _{PZL}	Closed
All other	Open


Definitions: $\begin{array}{ll} R_L = & \text{Load resistor (see ac characteristics for value)}. \\ C_L = & 50 \text{ pF, load capacitance includes jig and probe capacitance}. \\ R_T = & \text{Termination should be equal to Z_{OUT} of pulse generator.} \end{array}$


FIGURE 4. Switching waveforms and test circuit.


SIZE 5962-88639 Α **STANDARDIZED** MILITARY DRAWING SHEET **REVISION LEVEL DEFENSE ELECTRONICS SUPPLY CENTER** 8 DAYTON, OHIO 45444











NOTE: Input: $t_r = t_f = 2.5 \text{ ns} (10\% \text{ to } 90\%) \text{ unless otherwise specified.}$

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A SIZE A FEVISION LEVEL A 9

- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ} C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall include verification of the truth table.
 - d. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial test and after process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 Mhz. Test all applicable pins on five devices with zero failures.

STANDARDIZED	SIZE A		5962-88639
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 10

TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5005)	1
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or Dusing the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ} C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88639
		REVISION LEVEL A	SHEET 11

- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.6 <u>Approved sources of supply.</u> Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED	
MILITARY DRAWING	

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-88639
	REVISION LEVEL A	SHEET 12

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 91-04-11

Approved sources of supply for SMD 5962-88639 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-8863901RX	27014 61772 75569	54FCT573DMQB IDT54FCT573DB P54PCT573DMB
5962-8863901SX	27014 61772	54FCT573FMQB IDT54FCT573EB
5962-88639012X	27014 61772	54FCT573LMQB IDT54FCT573LB
5962-8863902RX	61772 75569	IDT54FCT573ADB P54PCT573ADMB
5962-8863902SX	61772	IDT54FCT573AEB
5962-88639022X	61772	IDT54FCT573ALB

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>	Vendor name <u>and address</u>
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58096 Santa Clara, CA 95052-8090
61772	Integrated Device Technology 3236 Scott Boulevard Santa Clara, CA 95052
75569	Performance Semiconductor 610 East Weddell Drive Sunnyvale, CT 94089

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.